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Abstract—The quality of TRNG designs mainly de-
pends on the grade of the noise source from which
the entropy will be harvested to extract randomness.
Especially for purely digital noise sources suitable for
FPGA implementations the use of Ring Oscillators is
suggested in many scientific publications. Standard Ring
Oscillator based noise sources however have earned some
criticism regarding the amount of entropy generated. On
this account different enhancements have been proposed,
with Fibonacci Ring Oscillators (FIROs) and Galois Ring
Oscillators (GAROs) being prominent examples, which
under some circumstances are able to sustain a chaotic
oscillation suitable for entropy extraction. This paper
deals with the assessment of fully constrained FIRO
and GARO noise source designs for a specific target
FPGA. Due to the restrictive placement of ring elements
the assessment yielded new criteria for choosing proper
FIRO/GARO feedback configurations and an enhanced
sampling method for entropy extraction has been derived.
I. INTRODUCTION
A broad range of cryptographic applications necessi-
tate random numbers, e.g., for the determination of se-
cret keys [1], the calculation of random prime numbers
[2], secret parameters of key exchange schemes [3],
challenges [4] and many more. Especially for FPGA
designs purely digital true random number generators
(TRNGs), which could be implemented by only utiliz-
ing internal logic gates are valuable. A physical TRNG
design based on standard Ring Oscillators (ROs) has
been proposed by B. Sunar, et al. in [5] which more
implementation details given in [6]. The design has
earned some criticism in [7] and some enhancements
have been proposed in [8]. However such a design
requires a huge amount of rings which potentially
might interact and lower the available entropy.
To overcome the limitations of standard ring oscil-
lator based TRNGs J. Golic´ in [9] has introduced a
new method and technique for generating high-entropy
binary numbers using logic gates only by replacing
the classical ring oscillators by more complex asyn-
chronous logic circuits with feedback, forming a gen-
eralisation of classical ring oscillator structures. One
of these structures is named Fibonacci Ring Oscillator
(FIRO) corresponding to the Fibonacci configuration
of Linear Feedback Shift Registers (LFSRs) by simply
using inverter gates instead of register elements.
A FIRO structure consists of a number of inverter
elements r connected in a cascade equally to standard
ROs. The feedback XOR connections are specified by
binary coefficients fi in which a connection to the
XOR gate will be given if fi = 1. The inverters and
feedback coefficients are numbered from left to right.
The feedback coefficients are represented by a binary
polynomial f(x) =
∑r
i=0 fi · xi called feedback poly-
nomial with f0 = fr = 1. As stated in [9] a FIRO does
not exhibit a fixed point, a state in which the oscillation
would stop, if and only if f(x) = (1 + x) · h(x) and
h(1) = 1. The condition states that f(x) is dividable
by (1 + x), therefore f(1) = 0, and that h(x) is not
dividable by (1 + x). Furthermore it is stated that the
degree of f(x) can be odd or even. Recently in [10]
M. Dichtl describes that Fibonacci Ring Oscillators
possess a risk to oscillate periodically instead of chaot-
ically. Experimental evidence is given for continuously
running FIROs of length 16 and 32. However, no
criteria for finding proper feedback polynomials for
FIROs has been given. The second class of generalised
ROs introduced by J. Golic´ is called Galois Ring
Oscillator (GARO), also corresponding to the Galois
configuration of a LFSR. A GARO structure consists of
a number of inverter elements r connected in a cascade.
The input of an inverter gate may be given by XOR-ing
the output of the preceding inverter with the output of
the last inverter of the ring, representing the feedback
line, depending on the specified feedback polynomial.
The feedback XOR connections are specified by binary
coefficients fi in which a XOR gate will be present if
fi = 1. The inverters and feedback coefficients of a
GARO are numbered from right to left. The feedback
coefficients are represented by a binary polynomial
f(x) =
∑r
i=0 fi · xi called feedback polynomial with
f0 = fr = 1. A GARO does not exhibit a fixed point
in which the oscillation would stop, if and only if
it is composed of an odd number of inverters and if
f(1) = 0 meaning that f(x) = (1 + x) · h(x). In [10]
it is assumed that GAROs could also possess a risk to
show periodic instead of chaotic oscillations. However
a broad statistical basis was missing so far.
The rest of the paper is structured as follows: Sec-
tion II describes how the placement of the analysed
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noise sources can be fully constrained for a chosen
target FPGA device family, namely Altera Cyclone V
devices. Section III gives some details about the as-
sessment environment whereas section IV lists the
main findings of the assessment and gives new criteria
for choosing proper FIRO/GARO configurations and
sampling methods. Section V finalizes the paper with
a short conclusion and a glance at the future work of
the ongoing research work.
II. CONSTRAINING THE NOISE SOURCES
In order to be able to assess all possible combi-
nations of feedback polynomials as well as different
sampling methods, experimental architectures for both,
fully constrained FIRO and GARO-based noise sources
have been defined.
A. Constrained FIRO
The experimental architecture of a FIRO based noise
source is illustrated in figure 1. By the parameter
FIRO LENGTH, the length of the FIRO to be assessed
can be adjusted. In order to guarantee the repeatability
of the conducted experiments from identical starting
conditions the outputs of all logic gates of the FIRO
can be stabilised by replacing the first inverter of the
FIRO by a NAND-gate.
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Fig. 1. Experimental Architecture of a FIRO-based Noise Source
To perform a systematic survey of all possible
feedback configurations for a given FIRO length, a
FIRO control vector (FIRO CTR) has been introduced
together with a multiplexer structure. If the specific
bit of the feedback control vector is set, than the
corresponding intermediate value of the FIRO will
contribute to the feedback signal, otherwise the signal
will not be altered. After an adjustable sampling time
(T SAMPLE) the internal state will be sampled by an
array of D-type flip-flops. The total number of samples
generated can be configured through the parameter
N SAMPLES.
In order to produce comparable results of different
FIRO feedback polynomials special assignments have
been set. In the design each XOR gate in the feedback
line together with the corresponding multiplexer have
been constrained to be implemented in a single Look-
Up Table (LUT). The individual inverting elements of
the ring have been constrained to be implemented in
the Adaptive Logic Module (ALM) of a single Logic
Array Block (LAB), the feedback chain has been con-
strained to be implemented in the ALMs of the LAB
cell directly next to the inverter ring, ensuring a more
stable routing delay. The description required usage
of the keep attribute to prevent the optimisation engine
from removing the combinatorial loop of inverters. The
flip-flops used for sampling have been described using
low-level primitives and constrained to be implemented
in the appropriate ALM cell which also holds the
preceding inverting element.
Figure 2 shows the Chip Planner View of a con-
strained exemplary FIRO. The LAB on the left-hand
side accommodates the FIRO ring of inverters together
with the sampling flip-flops, whereas the LAB on
the right-hand side accommodates the individual XOR
gates of the feedback line together with the multiplexer
structure.
Fig. 2. Exemplary Chip Planner View of a Constrained FIRO
As a further requirement the ring of inverters to-
gether with the sampling flip-flops, as well as the
feedback line together with the multiplexer structure
should both fit in one single LAB, respectively, for the
results to be comparable. Therefore FIRO lengths with
up to 20 inverting elements have been assessed. For
FIROs of even length reven the number of fixed point
free feedback configurations is given by 2reven−3, for
FIROs of odd length rodd the number of fixed point
free feedback configurations is given by 2rodd−3 − 1.
B. Constrained GARO
The experimental architecture of a GARO based
noise source is illustrated in figure 3. The length
of the GARO can be adjusted by the parameter
GARO LENGTH. For ensuring identical starting con-
ditions the last inverter in the chain has been replaced
by a NAND-gate.
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Fig. 3. Experimental Architecture of a GARO-based Noise Source
A control vector (GARO CTR) together with a
multiplexer structure has been introduced to be able
to evaluate all possible feedback configurations. If
the specific bit of the feedback control vector is set,
than the feedback signal will be XOR-ed with the
corresponding intermediate value of the inverter chain,
otherwise the intermediate value will not be influenced.
The internal state can be sampled after an adjustable
time (T SAMPLE). Again the total number of samples
generated can be configured through the parameter
N SAMPLES.
The special assignments for constrained GAROs
include fitting one inverter gate together with the multi-
plexer controlling the feedback and the XOR gate into
one LUT. Therefore one ALM can comprise two stages
of the ring together with the corresponding sample flip-
flops, which again have been described by using low-
level primitives. Also the keep attribute must be used
to prevent the optimisation of the combinatorial loop
described. Figure 4 shows the Chip Planner View of a
constrained exemplary GARO.
Fig. 4. Exemplary Chip Planner View of a Constrained GARO
As further requirement the whole described GARO
should fit into one single LAB, therefore GARO
lengths up to 19 inverting elements have been assessed.
For GAROs of length r the number of fixed point free
feedback configurations is given by 2r−2 − 1.
III. NOISE SOURCE ASSESSMENT ENVIRONMENT
The experimental environment for the assessment
(given in figure 5) has been set up on DE1-SoC
Development Kits, which are equipped with an Al-
tera Cyclone V System On Chip FPGA with in-
tegrated ARM-based Hard Processor System (HPS)
(5CSEMA5F31C6N) fabricated in 28nm technology
featured with enhanced 8-input ALMs with four reg-
isters each.
X
ill
yb
u
s 
IP
 C
o
re
ARM Cortex A9 Dual Core
HPS2FPGA 
FIFO
FPGA Logic
FPGA2HPS 
FIFO
N_EXPERIMENTS
N_SAMPLES
Experiment Execution:
   - FIRO_Experiment.c
   - GARO_Experiment.c
Experiment Evaluation:
   - FIRO_Eval.sage
   - GARO_Eval.sage
   - NIST tests for randomness
Noise Source Under Test
FIRO_LENGTH
GARO_LENGTH
Restart Circuit
T_STABILISE
T_SAMPLE
FIRO_CTR
GARO_CTR
sample_out
sample_clk
enable
sample
Fig. 5. FIRO/GARO Noise Source Assessment Environment
Therefore the configuration and evaluation of the
experiments has directly be performed on the HPS
side. The Xillybus IP Core has been utilized for the
interconnection of the FPGA logic comprising the
Noise Source Under Test as well as the Restart Circuit,
with the HPS system. The Restart Circuit basically
consists of a counter which can be parametrised by
means of T STABILISE and T SAMPLE, which fur-
thermore ensures that the Noise Source Under Test
will stabilise between two consecutive samplings. This
should guarantee that the individual samplings are
independent from each other. During the execution
phase, for a given length of the FIRO/GARO to assess,
a total number of N EXPERIMENTS for specified
feedback polynomials, given by control vectors, will
be conducted each gathering N SAMPLES. During
evaluation phase, for a specific experiment, information
about all samples, different samples occurred, amount
of different samples occurred, probability of sample
occurrence and information about the last same sample
state will be produced. With this information, for a
specific FPGA fabrication technology, guidelines for
choosing appropriate parameters can be established.
Furthermore different sampling methods can be evalu-
ated.
IV. ASSESSMENT RESULTS
In this section the main findings in assessing FIRO
and GARO based noise sources on a Altera Cyclone V
FPGA are stated. For a better readability the outcome
is reported by means of exemplary FIROs of length
16 and 10 as well as exemplary GAROs of length 15
and 11. All further investigated FIRO/GARO lengths
produced the same results.
A. FIRO Assessment
Analysing fully constrained FIROs shows that most
of the possible feedback polynomials result in a high
number of different samplings occurring. Figure 6
illustrates the sorted number of different samples for
all fixed point free feedback polynomials of a FIRO of
length 16.
Fig. 6. Sorted number of different samples for 8192 feedback
configurations of a FIRO of length 16
However, some feedback configurations result in a
very low number of different samples, indicating a
periodic behaviour, whereas feedback configurations
resulting in an intermediate number of different sam-
ples indicate a trend to switch to periodic behaviour. By
linking the amount of different occurring samples with
the number of bits set in the feedback polynomial, a
relationship could be derived, as shown in (shortened)
table I for a FIRO of length 10.
TABLE I
RELATIONSHIP OF NUMBER OF DIFFERENT SAMPLES WITH
AMOUNT OF XOR TAPS (FIRO)
FIRO CTR
[x1, x2, . . . , x8, x9]
# different samples # taps
[0, 0, 0, 1, 0, 0, 1, 0, 0] 13 2
[1, 1, 0, 0, 0, 0, 0, 0, 0] 112 2
[1, 0, 0, 0, 0, 1, 0, 0, 0] 162 2
[1, 0, 0, 1, 0, 0, 0, 0, 0] 177 2
[0, 0, 0, 1, 0, 0, 0, 0, 1] 193 2
[0, 1, 0, 0, 0, 0, 0, 0, 1] 288 2
[0, 0, 0, 0, 0, 1, 0, 0, 1] 396 2
[1, 1, 0, 0, 0, 1, 0, 1, 0] 409 4
... ... ...
[1, 1, 1, 0, 0, 1, 0, 1, 1] 867 6
[1, 1, 1, 0, 0, 1, 1, 1, 0] 868 6
[1, 1, 1, 0, 1, 1, 1, 1, 1] 872 8
[1, 1, 1, 1, 0, 1, 1, 0, 0] 873 6
[1, 1, 1, 1, 1, 1, 0, 0, 0] 875 6
[1, 1, 1, 1, 1, 1, 1, 0, 1] 876 8
It turned out, that maximising the number of con-
tributing XOR taps can better propagate the inherent
jitter leading to a higher collectable entropy. For FIROs
of even length, reven, the maximum number of XOR
taps of FIRO CTR is given by reven − 2, and the
number of fixed point free feedback configurations
with maximum number of XOR taps is the highest
even number less or equal to reven/2. For FIROs of
odd length, rodd, the maximum number of XOR taps of
FIRO CTR is given by rodd−3 if rodd ≡ 3mod 4 and
rodd − 1 if rodd ≡ 1mod 4. When rodd ≡ 3mod 4
the number of possible fixed point free feedback
configurations with maximum number of XOR taps
is given by (brodd/2c)2. If rodd ≡ 1mod 4 there
exists only one possible fixed point free feedback
configuration with maximum number of XOR taps,
therefore also feedback configurations with rodd − 3
XOR taps have been considered. Here the number of
possible fixed point free feedback configurations is
given by (b(rodd − 2)/2c)2 + b(rodd − 2)/2c.
TABLE II
OVERVIEW OF FIRO LENGTH, NUMBER OF XOR TAPS AND
QUANTITY OF FIRO CTR VECTORS
FIRO LENGTH # taps Qty. of FIRO CTR vectors
4 2 2
5 2 / 4 2 / 1
6 4 2
7 4 9
8 6 4
9 6 / 8 12 / 1
10 8 4
11 8 25
12 10 6
13 10 / 12 30 / 1
14 12 6
15 12 49
16 14 8
17 14 / 16 56 / 1
18 16 8
19 16 81
20 18 10
In table II for all examined FIRO lengths, the num-
ber of XOR taps and the quantity of remaining fixed
point free feedback polynomials are given. Figure 7
shows a semi-logarithm plot of the last same sampling
for a FIRO of length 10 with feedback polynomial
x10 + x9 + x7 + x6 + x5 + x3 + x2 + x + 1. Note
that this is not a mathematical function. In the figure
a point at position −2 means that this specific sample
has not been generated before. The rest of the points
yield information about how many samples before a
specific pattern has been sampled displayed as deci-
mal logarithm value. The plot illustrates the sustained
chaotic behaviour.
Fig. 7. Last same sampling plot for a FIRO of length 10 with
feedback polynomial x10+x9+x7+x6+x5+x3+x2+x+1
Furthermore different sampling methods have been
evaluated. In [7] it has been stated that the output of
a FIRO based noise source might be biased if a D-
type flip-flop is used for sampling. In order to get a
more balanced output a T-type flip-flop is proposed
in [7] counting the 0− 1 transitions in the oscillating
signal. However the conducted experiments show that
this cannot be confirmed in general. A novel sampling
method is proposed, termed state sampling, which uti-
lizes the whole internal state of the FIRO at sampling
time, by XOR-ing the sample bits. Table III gives
a comparison of the Shannon Entropy for the three
different sampling methods of a FIRO of length 10
and exemplary feedback polynomials.
TABLE III
SHANNON ENTROPY (SE) OF DIFFERENT SAMPLING METHODS
(FIRO)
FIRO CTR
[x1, x2, . . . , x8, x9]
SE
D-FF
sampling
SE
T-FF
sampling
SE
State
sampling
[0, 0, 0, 1, 0, 0, 1, 0, 0] 0.92162 0.08605 0.94514
[0, 1, 0, 0, 0, 0, 0, 0, 1] 0.28084 0.79354 0.98295
[1, 1, 1, 0, 1, 1, 1, 1, 1] 0.99835 0.99937 0.99999
[1, 1, 1, 1, 1, 1, 0, 0, 0] 0.99939 0.99926 0.99979
[1, 1, 1, 1, 1, 1, 1, 0, 1] 0.99889 0.99969 0.99997
These three different sampling methods have been
evaluated for all supported FIRO lengths with suitable
feedback polynomials defined prior. The statistical tests
on randomness have been carried out by using the
NIST RNG test suite with the recommended parameter
settings given in [11]. The conducted experiments
demonstrated that solely the proposed state sampling
method generates random output bits which pass all
the statistical tests. As a further outcome for the target
FPGA a minimal FIRO length of 8 is necessary to pro-
duce random numbers with good statistical properties.
B. GARO Assessment
Figure 8 shows the sorted number of different sam-
ples among 10000 for the 8192 feedback polynomials
for an exemplary fully-constrained GARO consisting
of 15 inverting elements.
Fig. 8. Sorted number of different samples for 8191 feedback
configurations of a GARO of length 15
In comparison examining the sorted number of
different samples occurring from the same GARO
configuration without any constraints yielded results
given in figure 9, clarifying the need for proper design
placement.
Fig. 9. Sorted number of different samples for an unconstrained
GARO of length 15
The stair like structure of constrained designs results
due to the placement constraints on the target FPGA
since the first inverter together with the first multi-
plexer and XOR gate will be synthesised in one single
LUT. If the following feedback taps will not be set,
the feedback signal cannot contribute to the chain of
inverting elements (see figure 10) which will lead to
fixed voltage levels in the chain until the first XOR
gate which will be fed with the feedback signal.
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Fig. 10. Impact of setting the msb of a GARO feedback polynomial
As a first criteria the experiments showed that it is
necessary for the most significant bit (msb) of a GARO
control vector to be zero. Excluding the msb of the
feedback polynomial leads to a result comparable to
the one of assessed FIROs, illustrated in figure 11 for
a GARO of length 15.
Fig. 11. Sorted number of different samples for 4096 feedback
configurations without x14 being set of a GARO of length 15
Again, most of the feedback polynomials yield a
high number of different samples, but some lead to pe-
riodic oscillation or partly chaotic oscillation becoming
periodic. The same relationship (number of feedback
taps to number of different samples occurring) could be
derived, as show in (shortened) table IV for a GARO
of length 11.
TABLE IV
RELATIONSHIP OF NUMBER OF DIFFERENT SAMPLES WITH
AMOUNT OF XOR TAPS (GARO)
GARO CTR
[x1, x2, . . . , x9, x10]
# different samples # taps
[0, 0, 1, 0, 0, 1, 0, 0, 0, 0] 5 2
[1, 0, 0, 0, 0, 0, 1, 0, 0, 0] 6 2
[1, 0, 1, 0, 0, 0, 0, 1, 1, 0] 17 4
[1, 1, 0, 0, 0, 1, 0, 0, 1, 0] 23 4
[1, 1, 0, 0, 1, 1, 0, 0, 0, 0] 34 4
[1, 1, 0, 1, 1, 1, 0, 1, 0, 0] 43 6
[1, 0, 0, 0, 0, 0, 0, 0, 1, 0] 50 2
[0, 0, 1, 1, 1, 1, 1, 1, 0, 0] 142 6
... ... ...
[0, 1, 1, 1, 1, 1, 1, 1, 1, 0] 1954 8
[0, 1, 1, 1, 0, 1, 1, 1, 0, 0] 1955 6
[0, 1, 0, 1, 1, 1, 1, 0, 1, 0] 1955 6
[0, 1, 1, 0, 1, 1, 0, 1, 1, 0] 1955 6
[0, 1, 1, 1, 1, 0, 0, 1, 1, 0] 1958 6
[0, 1, 1, 1, 0, 1, 0, 1, 1, 0] 1962 6
[0, 1, 1, 0, 1, 1, 1, 0, 1, 0] 1964 6
[0, 1, 1, 0, 1, 1, 1, 1, 0, 0] 1971 6
[0, 1, 1, 1, 1, 0, 1, 0, 1, 0] 1981 6
[0, 1, 1, 1, 1, 1, 0, 0, 1, 0] 1985 6
For GAROs of length r, the maximum number
of XOR taps of GARO CTR is given by r − 3,
and the number of possible fixed point free feedback
configurations with maximum number of XOR taps is
given by r − 2. In table V for all examined GARO
lengths, the maximum number of taps set in the
feedback polynomial and the quantity of remaining
fixed point free configurations is given. Compared to
FIRO based noise sources with increasing length of the
GARO there is a constant increase of suitable feedback
polynomials to choose from.
TABLE V
OVERVIEW OF GARO LENGTH, NUMBER OF XOR TAPS AND
QUANTITY OF GARO CTR VECTORS
GARO LENGTH # taps Qty. of GARO CTR vectors
5 2 3
7 4 5
9 6 7
11 8 9
13 10 11
15 12 13
17 14 15
19 16 17
Figure 12 illustrates the frequency distribution of
10000 samples for a GARO of length 11 with feedback
polynomial x11+x9+x6+x5+x4+x3+x2+1. In total
1985 out of 2048 possible 11-bit samples, exhibiting a
smooth frequency distribution, occurred.
Fig. 12. Frequency distribution of 10000 samples for a GARO of
length 11 and x11+x9+x6+x5+x4+x3+x2+1 as feedback
polynomial
Since the output of a GARO based noise source
might be biased D-type flip-flop sampling, T-type flip-
flop sampling and the proposed state sampling meth-
ods have been compared. Table VI lists the Shannon
Entropy for the three different sampling methods of
a GARO of length 11 and exemplary feedback poly-
nomials. Again, it cannot be confirmed that the T-type
flip-flop sampling performs better than the D-type flip-
flop sampling, but the proposed state sampling indeed
leads to unbiased output bits.
TABLE VI
SHANNON ENTROPY (SE) OF DIFFERENT SAMPLING METHODS
(GARO)
GARO CTR
[x1, x2, . . . , x9, x10]
SE
D-FF
sampling
SE
T-FF
sampling
SE
State
sampling
[1, 1, 0, 0, 0, 1, 0, 0, 1, 0] 0.97273 0.67013 0.99828
[1, 1, 0, 0, 1, 1, 0, 0, 0, 0] 0.70914 0.38322 0.93948
[0, 1, 1, 1, 1, 1, 1, 1, 1, 0] 0.99755 0.99718 0.99982
[0, 1, 1, 1, 1, 0, 1, 0, 1, 0] 0.99674 0.99709 0.99998
[0, 1, 1, 1, 1, 1, 0, 0, 1, 0] 0.99803 0.99892 0.99986
Experiments have been conducted for all remaining
suitable feedback polynomials complying with the de-
fined criteria for all supported GARO lengths. Again
the statistical tests on randomness using NIST RNG
test suite have been carried out with the parameter
settings stated in [11]. It turned out that again, only
the proposed state sampling method could generate a
random output bitstream which passes all the statistical
tests. As a further outcome for the target FPGA a
minimal GARO length of 13 is necessary to produce
random numbers with good statistical properties.
V. CONCLUSION AND FUTURE WORK
The assessment of fully-constrained FIRO and
GARO noise sources revealed that there exists a re-
lationship between the number of different occurring
samples and the amount of contributing XOR connec-
tions of the feedback polynomial. Furthermore max-
imising the number of contributing XOR taps may sus-
tain a chaotic oscillation and minimise the probability
of switching to a periodic behaviour. For both FIROs
and GAROs of different lengths the recommended
amount of XOR taps and the number of fixed point
free configurations have been derived. The proposed
state sampling method utilises the whole internal state
to generate the random output bit, which also leads to
an unbiased bit stream for large enough FIRO/GARO
lengths. Provided that the parameters (length, control
polynomial, stabilisation time and sampling time) are
chosen properly a strong noise source may be de-
scribed in FPGA logic which does not necessarily re-
quire (complex) cryptographic post-processing. In the
next steps full TRNG designs with start-up test, online
tests and tot-test should be evaluated. The tests should
utilise the raw information about the individual rings
of the design instead of the state sampling output bits.
One promising approach would be to evaluate both, the
Shannon Entropies of D-type flip-flop output sampling
method and T-type flip-flop toggling sampling method
to identify a total failure of the noise source.
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